BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//INPACE Hub - ECPv6.18.0//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://inpacehub.eu
X-WR-CALDESC:Events for INPACE Hub
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/Zurich
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20260329T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20261025T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20270328T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20271031T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Europe/Zurich:20261015T110000
DTEND;TZID=Europe/Zurich:20261015T120000
DTSTAMP:20260922T070939Z
CREATED:20260922T070837Z
LAST-MODIFIED:20260922T070939Z
UID:10000071-1792062000-1792065600@inpacehub.eu
SUMMARY:Webinar - Toward Low Power Cryogenic Si MOSFETs
DESCRIPTION:High-performance computing based on the von Neumann architecture is facing increasing power and energy-efficiency challenges. Cryogenic computing\, spanning von Neumann\, neuromorphic\, and quantum systems\, has emerged as a promising approach to enable highly energy-efficient data processing. CMOS technology remains a key platform for implementing these systems\, but conventional devices optimized for room-temperature operation face fundamental challenges at cryogenic temperatures. As the temperature approaches absolute zero\, the subthreshold swing (SS) becomes increasingly limited by band-tail effects\, while the threshold voltage increases due to bandgap widening and Fermi-level shifts. These effects degrade transistor performance and pose significant challenges for low-power circuit operation and design. \n\nThis presentation discusses the key physical and technological challenges of cryogenic CMOS and explores device and material strategies for overcoming these limitations. In addition\, the feasibility of cryogenic memory based on a single fully depleted silicon-on-insulator (FDSOI) MOSFET will be presented. By integrating memory and logic functionalities within a CMOS-compatible platform\, this work points toward highly energy-efficient and scalable computing systems operating at cryogenic temperatures.\n\n\nREGISTER NOW
URL:https://inpacehub.eu/event/webinar-toward-low-power-cryogenic-si-mosfets/
LOCATION:Online
ATTACH;FMTTYPE=image/jpeg:https://inpacehub.eu/wp-content/uploads/2026/09/TWG10.jpg
END:VEVENT
END:VCALENDAR